• Your shopping cart is empty!

  • JEDEC JESD89-1A
Provide PDF Format

Learn More

JEDEC JESD89-1A

  • TEST METHOD FOR REAL-TIME SOFT ERROR RATE
  • standard by JEDEC Solid State Technology Association, 10/01/2007
  • Publisher: JEDEC

$28.00$56.00


This test is used to determine the Soft Error Rate (SER) of solid state volatile memory arrays and bistable logic elements (e.g. flip-flops) for errors which require no more than re-reading or re-writing to correct and as used in terrestrial environments. It simulates the operating condition of the device and is used for qualification, characterization, or reliability monitoring. This test is intended for execution in ambient conditions without the artificial introduction of radiation sources.

Product Details

Published:
10/01/2007
Number of Pages:
15
File Size:
1 file , 140 KB

Related Products

JEDEC JESD8-21A

JEDEC JESD8-21A

POD135 - 1.35 V PSEUDO OPEN DRAIN I/O..

$34.00 $67.00

JEDEC JESD76-3

JEDEC JESD76-3

STANDARD DESCRIPTION OF 1.5 V CMOS LOGIC DEVICES..

$24.00 $48.00

JEDEC JEP151

JEDEC JEP151

, Test Procedure for the Measurement of Terrestrial Cosmic Ray Induced Destructive Effects in Power ..

$31.00 $62.00

JEDEC JESD13-B

JEDEC JESD13-B

STANDARD SPECIFICATION FOR DESCRIPTION OF B SERIES CMOS DEVICES..

$40.00 $80.00