• JEDEC JESD82-15
Provide PDF Format

Learn More

JEDEC JESD82-15

  • STANDARD FOR DEFINITION OF CUA878 PLL CLOCK DRIVER FOR REGISTERED DDR2 DIMM APPLICATIONS
  • standard by JEDEC Solid State Technology Association, 11/01/2005
  • Publisher: JEDEC

$31.00$62.00


This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of a CUA878 PLL clock device for registered DDR2 DIMM applications. The purpose is to provide a standard for a CUA878 PLL clock device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.

Related Products

JEDEC JESD8-21A

JEDEC JESD8-21A

POD135 - 1.35 V PSEUDO OPEN DRAIN I/O..

$34.00 $67.00

JEDEC JESD76-3

JEDEC JESD76-3

STANDARD DESCRIPTION OF 1.5 V CMOS LOGIC DEVICES..

$24.00 $48.00

JEDEC JEP151

JEDEC JEP151

, Test Procedure for the Measurement of Terrestrial Cosmic Ray Induced Destructive Effects in Power ..

$31.00 $62.00

JEDEC JESD13-B

JEDEC JESD13-B

STANDARD SPECIFICATION FOR DESCRIPTION OF B SERIES CMOS DEVICES..

$40.00 $80.00