• Your shopping cart is empty!

  • JEDEC JESD82-10A
Provide PDF Format

Learn More

JEDEC JESD82-10A

  • DEFINITION OF THE SSTU32866 1.8 V CONFIGURABLE REGISTERED BUFFER WITH PARITY FOR DDR2 RDIMM APPLICATIONS
  • standard by JEDEC Solid State Technology Association, 05/01/2007
  • Publisher: JEDEC

$40.00$80.00


This standard defines standard specifications of dc interface parameters, switching parameters, and test loading for definition of the SSTU32866 registered buffer with parity test for DDR2 RDIMM applications. The purpose is to provide a standard for the SSTU32866 (see Note) logic device, for uniformity, multiplicity of sources, elimination of confusion, ease of device specification, and ease of use.

Product Details

Published:
05/01/2007
Number of Pages:
43
File Size:
1 file , 440 KB

Related Products

JEDEC JESD8-21A

JEDEC JESD8-21A

POD135 - 1.35 V PSEUDO OPEN DRAIN I/O..

$34.00 $67.00

JEDEC JESD76-3

JEDEC JESD76-3

STANDARD DESCRIPTION OF 1.5 V CMOS LOGIC DEVICES..

$24.00 $48.00

JEDEC JEP151

JEDEC JEP151

, Test Procedure for the Measurement of Terrestrial Cosmic Ray Induced Destructive Effects in Power ..

$31.00 $62.00

JEDEC JESD13-B

JEDEC JESD13-B

STANDARD SPECIFICATION FOR DESCRIPTION OF B SERIES CMOS DEVICES..

$40.00 $80.00