• Your shopping cart is empty!

  • JEDEC JESD82
Provide PDF Format

Learn More

JEDEC JESD82

  • DEFINITION OF CDCV857 PLL CLOCK DRIVER FOR REGISTERED DDR DIMM APPLICATIONS
  • standard by JEDEC Solid State Technology Association, 07/01/2000
  • Publisher: JEDEC

$30.00$59.00


This specification is a reference for Registered DDR DIMM designers. JESD82 defines the physical, electrical, interface and timing requirements of a 1:10 PLL clock driver for DDR Registered DIMMs from DDR200 to DDR266 as refined in revision C of JEDEC Standard 21-C (JESD21-C). JESD82 was also written to meet the future performance requirements of Registered DIMMs for DDR300 and DDR333.

Product Details

Published:
07/01/2000
Number of Pages:
18
File Size:
1 file , 210 KB

Related Products

JEDEC JESD8-21A

JEDEC JESD8-21A

POD135 - 1.35 V PSEUDO OPEN DRAIN I/O..

$34.00 $67.00

JEDEC JESD76-3

JEDEC JESD76-3

STANDARD DESCRIPTION OF 1.5 V CMOS LOGIC DEVICES..

$24.00 $48.00

JEDEC JEP151

JEDEC JEP151

, Test Procedure for the Measurement of Terrestrial Cosmic Ray Induced Destructive Effects in Power ..

$31.00 $62.00

JEDEC JESD13-B

JEDEC JESD13-B

STANDARD SPECIFICATION FOR DESCRIPTION OF B SERIES CMOS DEVICES..

$40.00 $80.00