• Your shopping cart is empty!

  • JEDEC JESD8-8
Provide PDF Format

Learn More

JEDEC JESD8-8

  • ADDENDUM No. 8 to JESD8 - STUB SERIES TERMINATED LOGIC FOR 3.3 VOLTS (SSTL_3) A 3.3 V VOLTAGE BASED INTERFACE STANDARD FOR DIGITAL INTEGRATED CIRCUITS
  • standard by JEDEC Solid State Technology Association, 08/01/1996
  • Publisher: JEDEC

$30.00$59.00


This standard is a result of a major effort by the JC-16 Committee to develop a high performance CMOS-based interface suitable for high speed main memory applications in excess of 125 MHz.

Product Details

Published:
08/01/1996
Number of Pages:
18
File Size:
1 file , 1.2 MB

Related Products

JEDEC JESD8-21A

JEDEC JESD8-21A

POD135 - 1.35 V PSEUDO OPEN DRAIN I/O..

$34.00 $67.00

JEDEC JESD76-3

JEDEC JESD76-3

STANDARD DESCRIPTION OF 1.5 V CMOS LOGIC DEVICES..

$24.00 $48.00

JEDEC JEP151

JEDEC JEP151

, Test Procedure for the Measurement of Terrestrial Cosmic Ray Induced Destructive Effects in Power ..

$31.00 $62.00

JEDEC JESD13-B

JEDEC JESD13-B

STANDARD SPECIFICATION FOR DESCRIPTION OF B SERIES CMOS DEVICES..

$40.00 $80.00