• Your shopping cart is empty!

  • JEDEC JESD8-15A
Provide PDF Format

Learn More

JEDEC JESD8-15A

  • STUB SERIES TERMINATED LOGIC FOR 1.8 V (SSTL_18)
  • standard by JEDEC Solid State Technology Association, 09/01/2003
  • Publisher: JEDEC

$31.00$62.00


This standard defines the input, output specifications and ac test conditions for devices that are designed to operate in the SSTL_18 logic switching range, nominally 0 V to 1.8 V. The standard may be applied to ICs operating with separate VDD and VDDQ supply voltages. The VDD value is not specified in this standard; however VDD and VDDQ will have the same voltage level in many cases.

Product Details

Published:
09/01/2003
Number of Pages:
21
File Size:
1 file , 290 KB

Related Products

JEDEC JESD8-21A

JEDEC JESD8-21A

POD135 - 1.35 V PSEUDO OPEN DRAIN I/O..

$34.00 $67.00

JEDEC JESD76-3

JEDEC JESD76-3

STANDARD DESCRIPTION OF 1.5 V CMOS LOGIC DEVICES..

$24.00 $48.00

JEDEC JEP151

JEDEC JEP151

, Test Procedure for the Measurement of Terrestrial Cosmic Ray Induced Destructive Effects in Power ..

$31.00 $62.00

JEDEC JESD13-B

JEDEC JESD13-B

STANDARD SPECIFICATION FOR DESCRIPTION OF B SERIES CMOS DEVICES..

$40.00 $80.00