• JEDEC JESD60A
Provide PDF Format

Learn More

JEDEC JESD60A

  • A PROCEDURE FOR MEASURING P-CHANNEL MOSFET HOT-CARRIER-INDUCED DEGRADATION AT MAXIMUM GATE CURRENT UNDER DC STRESS
  • standard by JEDEC Solid State Technology Association, 09/01/2004
  • Publisher: JEDEC

$34.00$67.00


This method establishes a standard procedure for accelerated testing of the hot-carrier-induced change of a p-channel MOSFET. The objective is to provide a minimum set of measurements so that accurate comparisons can be made between different technologies. The measurements specified should be viewed as a starting pint in the characterization and benchmarking of the trasistor manufacturing process.

Related Products

JEDEC JESD68.01

JEDEC JESD68.01

COMMON FLASH INTERFACE (CFI)..

$30.00 $60.00

JEDEC JESD51

JEDEC JESD51

METHODOLOGY FOR THE THERMAL MEASUREMENT OF COMPONENT PACKAGES (SINGLE SEMICONDUCTOR DEVICE)..

$26.00 $51.00

JEDEC JEP145

JEDEC JEP145

GUIDELINE FOR ASSESSING THE CURRENT-CARRYING CAPABILITY OF THE LEADS IN A POWER PACKAGE SYSTEM..

$27.00 $53.00

JEDEC JESD 82-26

JEDEC JESD 82-26

DEFINITION OF THE SSTUB32868 REGISTERED BUFFER WITH PARITY FOR 2R x 4 DDR2 RDIMM APPLICATIONS..

$37.00 $74.00