• JEDEC JESD51-3
Provide PDF Format

Learn More

JEDEC JESD51-3

  • LOW EFFECTIVE THERMAL CONDUCTIVITY TEST BOARD FOR LEADED SURFACE MOUNT PACKAGES
  • standard by JEDEC Solid State Technology Association, 08/01/1996
  • Publisher: JEDEC

$27.00$53.00


This standard describes design requirements for a single layer, leaded surface mount integrated circuit package thermal test board. The standard describes board material and geometry requirements, minimum trace lenghts, trace thickness, and routing considerations. Application includes still air and moving air thermal tests.

Related Products

JEDEC JESD73-4

JEDEC JESD73-4

STANDARD FOR DESCRIPTION OF 3877 - 2.5 V, DUAL 5-BIT, 2-PORT, DDR FET SWITCH..

$26.00 $51.00

JEDEC JESD223A

JEDEC JESD223A

Universal Flash Storage (UFS) Host Controller Interface..

$46.00 $91.00

JEDEC JESD 37

JEDEC JESD 37

STANDARD LOGNORMAL ANALYSIS OF UNCENSORED DATA, AND OF SINGLY RIGHT -CENSORED DATA UTILIZING THE PER..

$38.00 $76.00

JEDEC JESD75-3

JEDEC JESD75-3

BALL GRID ARRAY PINOUTS STANDARDIZED FOR 8-BIT LOGIC FUNCTIONS..

$24.00 $47.00