• JEDEC JESD28-A
Provide PDF Format

Learn More

JEDEC JESD28-A

  • A PROCEDURE FOR MEASURING N-CHANNEL MOSFET HOT-CARRIER-INDUCED DEGRADATION UNDER DC STRESS
  • standard by JEDEC Solid State Technology Association, 12/01/2001
  • Publisher: JEDEC

$30.00$59.00


This document describes an accelerated test for measuring the hot-carrier-induced degradation of a single n-channel MOSFET using dc bias. The purpose of this document is to specify a minimum set of measurements so that valid comparisons can be made between different technologies, IC processes, and process variations in a simple, consistent and controlled way. The measurements specified should be viewed as a starting point in the characterization and benchmarking of the transistor manufacturing process.

Related Products

JEDEC JESD9B

JEDEC JESD9B

Inspection Criteria for Microelectronic Packages and Covers..

$71.00 $141.00

JEDEC JESD63

JEDEC JESD63

STANDARD METHOD FOR CALCULATING THE ELECTROMIGRATION MODEL PARAMETERS FOR CURRENT DENSITY AND TEMPER..

$39.00 $78.00

JEDEC JEP123

JEDEC JEP123

GUIDELINE FOR MEASUREMENT OF ELECTRONIC PACKAGE INDUCTANCE AND CAPACITANCE MODEL PARAMETERS..

$31.00 $62.00

JEDEC JEP 143B.01

JEDEC JEP 143B.01

SOLID STATE RELIABILITY ASSESSMENT QUALIFICATION METHODOLOGIES..

$38.00 $76.00