• JEDEC JESD202
Provide PDF Format

Learn More

JEDEC JESD202

  • METHOD FOR CHARACTERIZING THE ELECTROMIGRATION FAILURE TIME DISTRIBUTION OF INTERCONNECTS UNDER CONSTANT-CURRENT AND TEMPERATURE STRESS
  • standard by JEDEC Solid State Technology Association, 03/01/2006
  • Publisher: JEDEC

$31.00$61.00


This is an accelerated stress test method for determining sample estimates and their confidence limits of the median-time-to-failure, sigma, and early percentile of a log-Normal distribution, which are used to characterize the electromigration failure-time distribution of equivalent metal lines subjected to a constant current-density and temperature stress. Failure is defined as some pre-selected fractional increase in the resistance of the line under test. Analysis procedures are provided to analyze complete and singly, right-censored failure-time data. Sample calculations for complete and right-censored data are provided in Annex A. The analyses are not intended for the case when the failure distribution cannot be characterized by a single log-Normal distribution.

Related Products

JEDEC JESD90

JEDEC JESD90

A PROCEDURE FOR MEASURING P-CHANNEL MOSFET NEGATIVE BIAS TEMPERATURE INSTABILITIES..

$30.00 $60.00

JEDEC JESD96A

JEDEC JESD96A

RADIO FRONT END - BASEBAND (RF-BB) INTERFACE..

$53.00 $106.00

JEDEC JESD49A (R2009)

JEDEC JESD49A (R2009)

PROCUREMENT STANDARD FOR KNOWN GOOD DIE (KGD)..

$30.00 $60.00

JEDEC JESD84-B50.1

JEDEC JESD84-B50.1

Embedded Multi-media card (e*MMC), Electrical Standard (5.01)..

$153.00 $305.00