Provide PDF Format
JEDEC JESD 24-9 (R2002)
- ADDENDUM No. 9 to JESD24 - SHORT CIRCUIT WITHSTAND TIME TEST METHOD
- Amendment by JEDEC Solid State Technology Association, 08/01/1992
- Publisher: JEDEC
$26.00$51.00
Test method to determine how long a device can survive a short circuit condition with a given drive level.
Related Products
JEDEC JESD76-1
STANDARD DESCRIPTION OF 1.2 V CMOS LOGIC DEVICES (WIDE RANGE OPERATION)..
$24.00 $48.00
