• Your shopping cart is empty!

  • JEDEC JESD 12-1B
Provide PDF Format

Learn More

JEDEC JESD 12-1B

  • ADDENDUM No. 1 to JESD12 - TERMS AND DEFINITIONS FOR GATE ARRAYS AND CELL-BASED INTEGRATED CIRCUITS
  • Amendment by JEDEC Solid State Technology Association, 08/01/1993
  • Publisher: JEDEC

$30.00$60.00


The purpose of this standard is to promote the uniform use of abbreviations, terms, and definitions throughout the semiconductor industry. It is a useful guide for users, manufactures, educators, technical writers, and others interested in the characterization, nomenclature, and classification of semicustom integrated circuits.

Product Details

Published:
08/01/1993
Number of Pages:
19
File Size:
1 file

Related Products

JEDEC JESD78D

JEDEC JESD78D

IC LATCH-UP TEST..

$37.00 $74.00

JEDEC JESD 82-28A

JEDEC JESD 82-28A

FULLY BUFFERED DIMM DESIGN FOR TEST, DESIGN FOR VALIDATION (DFx)..

$82.00 $163.00

JEDEC EIA 323 (R2002)

JEDEC EIA 323 (R2002)

AIR-CONVECTION-COOLED, LIFE TEST ENVIRONMENT FOR LEAD-MOUNTED SEMICONDUCTOR DEVICES..

$26.00 $51.00

JEDEC JESD94B

JEDEC JESD94B

APPLICATION SPECIFIC QUALIFICATION USING KNOWLEDGE BASED TEST METHODOLOGY..

$40.00 $80.00