• JEDEC JEP148B
Provide PDF Format

Learn More

JEDEC JEP148B

  • RELIABILITY QUALIFICATION OF SEMICONDUCTOR DEVICES BASED ON PHYSICS OF FAILURE RISK AND OPPORTUNITY ASSESSMENT
  • standard by JEDEC Solid State Technology Association, 01/01/2014
  • Publisher: JEDEC

$39.00$78.00


A concept is outlined, which proactively integrates qualification into the development process and provides a systematic procedure as support tool to development and gives early focus on required activities. It converts requirements for a product into measures of development and qualification in combination with a risk and opportunity assessment step and accompanies the development process as guiding and recording tool for advanced quality planning and confirmation. The collected data enlarge the knowledge database for DFR / BIR (design for reliability / building-in reliability) to be used for future projects. The procedure challenges and promotes teamwork of all involved disciplines.

Related Products

JEDEC JESD78D

JEDEC JESD78D

IC LATCH-UP TEST..

$37.00 $74.00

JEDEC JESD 82-28A

JEDEC JESD 82-28A

FULLY BUFFERED DIMM DESIGN FOR TEST, DESIGN FOR VALIDATION (DFx)..

$82.00 $163.00

JEDEC EIA 323 (R2002)

JEDEC EIA 323 (R2002)

AIR-CONVECTION-COOLED, LIFE TEST ENVIRONMENT FOR LEAD-MOUNTED SEMICONDUCTOR DEVICES..

$26.00 $51.00

JEDEC JESD94B

JEDEC JESD94B

APPLICATION SPECIFIC QUALIFICATION USING KNOWLEDGE BASED TEST METHODOLOGY..

$40.00 $80.00