• JEDEC JEP123
Provide PDF Format

Learn More

JEDEC JEP123

  • GUIDELINE FOR MEASUREMENT OF ELECTRONIC PACKAGE INDUCTANCE AND CAPACITANCE MODEL PARAMETERS
  • standard by JEDEC Solid State Technology Association, 10/01/1995
  • Publisher: JEDEC

$31.00$62.00


The need for this guideline arose from widespread lack of consistency in characterizing electrical parameters of electronic packages, which existed in the industry until the early 1990s. Then, the JEDEC Committee JC-15 provided the forum where various methods were discussed and commonality in approach emerged. The result is that today we have relatively consistent results in measuring and reporting electrical package parameters, as well as specialized tools (e.g., the IPA-510, the interconnect parameter analyzer) which were developed to support the methodology.

Related Products

JEDEC JESD 212

JEDEC JESD 212

GDDR5 SGRAM..

$96.00 $191.00

JEDEC JESD229

JEDEC JESD229

Wide I/O Single Data Rate (Wide I/O SDR)..

$58.00 $116.00

JEDEC JESD76-1

JEDEC JESD76-1

STANDARD DESCRIPTION OF 1.2 V CMOS LOGIC DEVICES (WIDE RANGE OPERATION)..

$24.00 $48.00

JEDEC JEB 19

JEDEC JEB 19

RECOMMENDED CHARACTERIZATION OF MOS SHIFT REGISTERS..

$26.00 $51.00